{ "global_config": { "ip": "192.168.2.102", "port": 50069, "srio_base": 5242880, "fpga_base": 0, "fpga_sector": 65536, "smart": 1, "section": "APP1", "default_target": "EIF_FPGA1", "verify_after_write": true, "max_tftp_retries": 3, "max_register_retries": 10, "max_chunk_write_retries": 3 }, "models": { "0": { "id_model": 0, "model": "xcku040", "description": "128Mbit xcku040", "flash_type": 0, "is_4byte_addressing": false, "num_sectors": 256, "golden_start": 0, "golden_stop": 8388607, "user_start": 8388608, "user_stop": 16777215, "test_address": null }, "1": { "id_model": 1, "model": "xcku060", "description": "128Mbit xcku060", "flash_type": 1, "is_4byte_addressing": true, "num_sectors": 512, "golden_start": 0, "golden_stop": 16777215, "user_start": 16777216, "user_stop": 33554431, "test_address": null }, "2": { "id_model": 2, "model": "rfif", "description": "256Mbit", "flash_type": 1, "is_4byte_addressing": true, "num_sectors": 512, "golden_start": 0, "golden_stop": 4194303, "user_start": 4194304, "user_stop": 8388607, "test_address": 32505856 } }, "targets": { "EIF_FPGA1": { "id_target": "EIF_FPGA1", "description": "EIF FPGA1 0x13", "slot_address": 19, "architecture": "Xilinx", "name": "EIF_FPGA1", "file_prefix": "EIF_FPGA1", "id_model": 0, "golden_binary_path": null, "user_binary_path": null }, "EIF_FPGA2": { "id_target": "EIF_FPGA2", "description": "EIF FPGA2 0x73", "slot_address": 115, "architecture": "Xilinx", "name": "EIF_FPGA2", "file_prefix": "EIF_FPGA2", "id_model": 0, "golden_binary_path": null, "user_binary_path": null }, "XIF1_FPGA1": { "id_target": "XIF1_FPGA1", "description": "XIF1/FPGA1 0x14", "slot_address": 20, "architecture": "Xilinx", "name": "XIF1_FPGA1", "file_prefix": "XIF1_FPGA1", "id_model": 0, "golden_binary_path": null, "user_binary_path": null }, "XIF1_FPGA2": { "id_target": "XIF1_FPGA2", "description": "XIF1/FPGA2 0x74", "slot_address": 116, "architecture": "Xilinx", "name": "XIF1_FPGA2", "file_prefix": "XIF1_FPGA2", "id_model": 0, "golden_binary_path": null, "user_binary_path": null }, "XIF2_FPGA1": { "id_target": "XIF2_FPGA1", "description": "XIF2/FPGA1 0x15", "slot_address": 21, "architecture": "Xilinx", "name": "XIF2_FPGA1", "file_prefix": "XIF2_FPGA1", "id_model": 0, "golden_binary_path": null, "user_binary_path": null }, "XIF2_FPGA2": { "id_target": "XIF2_FPGA2", "description": "XIF2/FPGA2 0x75", "slot_address": 117, "architecture": "Xilinx", "name": "XIF2_FPGA2", "file_prefix": "XIF2_FPGA2", "id_model": 0, "golden_binary_path": null, "user_binary_path": null }, "DFE_FPGA1": { "id_target": "DFE_FPGA1", "description": "DFE/FPGA1 0x16", "slot_address": 22, "architecture": "Xilinx", "name": "DFE_FPGA1", "file_prefix": "DFE_FPGA1", "id_model": 1, "golden_binary_path": "C:/src/____GitProjects/SXXXXXXX_PyDownloadFwViaSRIO/test_firmware.bin", "user_binary_path": null }, "DFE_FPGA2": { "id_target": "DFE_FPGA2", "description": "DFE/FPGA2 0x76", "slot_address": 118, "architecture": "Xilinx", "name": "DFE_FPGA2", "file_prefix": "DFE_FPGA2", "id_model": 0, "golden_binary_path": null, "user_binary_path": null }, "AESA_RFIF": { "id_target": "AESA_RFIF", "description": "AESA/RFIF 0x16", "slot_address": 22, "architecture": "RFIF", "name": "AESA_RFIF", "file_prefix": "AESA_RFIF", "id_model": 2, "golden_binary_path": null, "user_binary_path": null } } }